


FIG. 1
(1/16)



(2/16)

FIG. 2

Diagram illustrating the architecture of a network processing system. The system is organized into two main horizontal layers separated by a dashed line.

Top Layer (above dashed line):

- Control Logic:** A central component connected to:
 - Net Processor 1 (208A, 202) via bus 232A.
 - Net Processor 2 (208B, 202) via bus 232B.
 - Net Processor 3 (208B, 202) via bus 232B.
 - Net Processor N (208B, 202) via bus 232B.
 - Co-Processor 1 (108, 204) via bus 238.
 - Co-Processor 2 (108, 204) via bus 238.
 - Co-Processor 3 (108, 204) via bus 238.
 - Co-Processor N (108, 204) via bus 238.
- SRAM Control Logic:** A component connected to:
 - Net Processor 1 (208A, 202) via bus 234A.
 - Net Processor 2 (208B, 202) via bus 234B.
 - Net Processor 3 (208B, 202) via bus 234B.
 - Net Processor N (208B, 202) via bus 234B.

Bottom Layer (below dashed line):

- Net Processors:** Four Net Processors (1, 2, 3, N) are connected to a **Net I/F** (120, 250) via buses 116A, 116B, 130A, 130B, 212A, 212B, 214A, 214B, 230A, 230B, 240A, 240B, 254A, 254B, 260, 262, and 256.
- Memory:** Each Net Processor is connected to a **SSSRAM** (218A, 202) and a **DPSSRAM** (216A, 202) via buses 210A, 210B, 212A, 212B, 214A, 214B, 230A, 230B, 240A, 240B, 254A, 254B, 260, 262, and 256.
- PCI BUS:** A **PCI BUS** (124) is connected to the **Net I/F** (120) via bus 250.
- Network:** A cloud icon labeled **Network** (102) is connected to the **Net I/F** (120) via bus 110.
- Power:** Power connections are shown with voltages **104A, 104B**, **126B, 126D**, and **210B**.

Patent Application For: APPARATUS AND METHOD FOR INTERCONNECTING A PROCESSOR TO CO-PROCESSORS USING SHARED MEMORY

Inventor(s): Zahid Najam, Peder J. Jungck, Andrew T. Nguyen

Attorney Docket No.: 10736/9

(3/16)





FIG. 3

FIG. 4

(4/16)

10736/9-000000000000



(5/16)





FIG. 5

(6/16)

FIG. 6



(7/16)

FIG. 7




FIG. 8

(8/16)




FIG. 9

(9/16)






FIG. 10 (10/16)



(11/16)

FIG. 11

प्र० स० ट० ५० ०० ०० ०० ०० ००




Patent Application For APPARATUS AND METHOD FOR INTERCONNECTING A PROCESSOR TO CO-
PROCESSORS USING SHARED MEMORY

Inventor(s): Zahid Najam, Peder J. Jungck, Andrew T. Nguyen

Attorney Docket No.: 10736/9

FIG. 12

(12/18)



Patent Application For: APPARATUS AND METHOD FOR INTERCONNECTING A PROCESSOR TO CO-

PROCESSORS USING SHARED MEMORY

Inventor(s): Zahid Najam, Peder J. Jungck, Andrew T. Nguyen

Attorney Docket No.: 10736/9

FIG. 13

(13/18)




FIG. 14

(14/18)

1500

7FFF (H)

Channel 32

32 bits (DW)

Byte 252	Byte 253	Byte 254	EOP
Byte 248	Byte 249	Byte 250	Byte 251

64 DW

7000 (H)

Channel 4


Channel 3

Channel 2

Channel 1

Channel 0


Data Byte 4	Data Byte 5	Data Byte 6	Data Byte 7
Data Byte 0	Data Byte 1	Data Byte 2	Data Byte 3



IXP Address

FIG. 15

(15/16)



(16/16)

FIG. 16




FIG. 17

